Release: Aldec’s Active-HDL Verification Capabilities Enhanced to Support SystemVerilog Constructs and UVM
Aldec has greatly enhanced the verification capabilities of Active-HDL, the company’s popular Windows-based Integrated Development Environment (IDE) for FPGA design creation and simulation....