Sigasi Studio 4.2 brings a lot of extra SystemVerilog and VHDL linting and code checks. The Sigasi team also made it easier to configure linting rules per project. On top of that, Sigasi Studio 4.2 now has type time support for suppressing specific warnings.READ MORE
This early support for VHDL Standard 1076-2018 includes conditional compilations, conditional expressions in declarations, constraint inferral (from initial values), and bidirectional connections.READ MORE
Specialising in software and hardware solutions for electronics design and verification, we are committed to helping engineers be more productive through the use of the most appropriate EDA tools and methodologies, and through keeping their skills current.