GOTHENBURG, MARCH 6-10. Why consider moving away from VHDL when it comes to verification? VHDL verification methodologies can be equally as capable as those using other languages, such as UVM. Developed and delivered by renowned VHDL specialist Jim Lewis, this is an unparalleled opportunity to learn directly from one of the worldwide experts in VHDL and device verification.