Advanced VHDL Testbenches & Verification – 30 September-11 October 2024

Remote Live Session

Instructor Led Online Training


Learn the latest VHDL Verification techniques and methodologies for FPGAs and ASICs, including the Open Source VHDL Verification Methodology (OSVVM).



You will gain the knowledge needed to improve your verification productivity and create a VHDL testbench environment that is competitive with other verification languages, such as SystemVerilog (UVM).

Unlike UVM, our methodology works with any simulator that supports VHDL-2008, removing the requirement to learn a new language or invest in new and costly tools.

Developed and delivered by Jim Lewis, chair of the IEEE VHDL standards working group and chief architect of OSVVM.

Online courses include daily live interactive group lecture sessions, with our instructors. Training materials and software licenses are provided in advance, to allow delegates to complete lab exercises between lecture time. Realtime one-on-one support and guidance from the trainer is available throughout.



Core topics include transaction level modelling (TLM), data structures (linked-lists, scoreboards, memories), test generation methods (directed, algorithmic, constrained random and intelligent testbench), self-checking and functional coverage.



Course benefits:

  • Use OSVVM’s structure transaction base framework
  • Write OSVVM Verification IP
  • Simplify test writing using interface transactions (CpuRead, CpuWrite)
  • Add error injection to interface transactions
  • Implement a test plan that maximises reuse from RTL to core to system-level tests
  • Write directed, algorithmic, constrained random, and Intelligent Coverage random tests
  • Write Functional Coverage to track your test requirements (test plan)
  • Simplify error reporting using OSVVM’s Alert and Affirm utilities
  • Simplify conditional message printing (such as for debug) using OSVVM’s log utilities
  • Add self-checking to tests
  • Use OSVVM’s Generic Scoreboards and FIFOs
  • Use OSVVM’s Synchronisation Utilities (WaitForBarrier, WaitForClock, …)
  • Model analogue values and periodic waveforms
  • Utilise OSVVM’s growing library of Open Source Verification IP
  • Write complex, multi-threaded verification components, such as AXI-Lite
  • Use configurations to control which test runs
  • Validate self-checking models
  • Write AXI Stream Master and Slave Models
  • Write models with interrupt handling capability
  • Simplify memory model implementation using OSVVM’s MemoryPkg,
  • Write protected types and access types
  • Understand VHDL’s execution and timing
  • Advanced Coverage and Randomisation techniques


To ensure in-depth learning, 50% of the class time is devoted to hands on exercises and labs. The lecture and labs contain numerous examples that can be used as templates to accelerate your test and testbench development.

Delegates should have a good working knowledge of digital circuits and prior exposure to VHDL, either through work or through a previous course.

FirstEDA Training

“The workshop is very interactive and Jim Lewis is excellent at adapting to varying delegate experience levels. The training is very relevant for FPGA designers wishing to leverage the capabilities of VHDL vs learning a new language.”

– Lawrence McCullough, Thales


    First Name (required)

    Last Name (required)

    Company (required)

    Country (required)

    Your Email (required)

    Your Telephone Number (required)

    Further Info

    This form collects your name and email so that we can contact you. Please refer to our privacy policy for full details on how we use and protect your submitted data.


    I consent to having FirstEDA collect my details in order to contact me in regard to my query (required)Yes