Article: Aldec facilitates design prototyping in FPGA and prototype testing with new HES Proto-AXI - FirstEDA
22942
portfolio_page-template-default,single,single-portfolio_page,postid-22942,ajax_fade,page_not_loaded,,qode-child-theme-ver-1.0.0,qode-theme-ver-14.5,qode-theme-bridge,wpb-js-composer js-comp-ver-5.7,vc_responsive

Article: Aldec facilitates design prototyping in FPGA and prototype testing with new HES Proto-AXI

Henderson, Nevada, U.S.A. – January 22, 2019

 

Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has unveiled the latest release of HES Proto-AXI, the company’s software package serving as a Host-to-FPGA bridge in FPGA-based prototyping as well as High Performance Computing (HPC) applications.