In this FirstEDA video, Dave Kelf, VP Marking at OneSpin Solutions, discusses with us the subject of functional safety and formal verification.
Dave explains how formal verification can be used in safety critical design to help identify systematic faults, as well as verifying the chip’s tolerance to random failures when in use.
