Article: Integration of Formal and Simulation Results and Coverage - FirstEDA
22830
portfolio_page-template-default,single,single-portfolio_page,postid-22830,ajax_fade,page_not_loaded,,qode-child-theme-ver-1.0.0,qode-theme-ver-14.5,qode-theme-bridge,wpb-js-composer js-comp-ver-5.5.4,vc_responsive

Article: Integration of Formal and Simulation Results and Coverage

Now that formal verification is part of mainstream verification and used on most chip designs, project managers need to understand the role played by formal tools and what they have contributed to the overall verification process. They also want to reduce verification effort by minimizing the overlap between formal and simulation. This requires an integration of formal and simulation coverage metrics for a unified view of coverage status.