Article: Formal and Simulation Covered Together - FirstEDA
22914
portfolio_page-template-default,single,single-portfolio_page,postid-22914,ajax_fade,page_not_loaded,,qode-child-theme-ver-1.0.0,qode-theme-ver-14.5,qode-theme-bridge,wpb-js-composer js-comp-ver-5.6,vc_responsive

Article: Formal and Simulation Covered Together

OneSpin’s PortableCoverage Goes Beyond UCIS

 

How do you know when your IC design is done? When can you declare verification victory? These are the questions that coverage is supposed to help with. When your verification has covered the entire circuit, for lack of a more precise way of articulating it, then you’re done. (At least, with that part of the verification plan…)

 

By Bryon Moyer