Article: Aldec at SC19: Showcasing Multi-FPGA Partitioning Software for Multi-FPGA-based Algorithm Accelerators - FirstEDA
23119
portfolio_page-template-default,single,single-portfolio_page,postid-23119,ajax_fade,page_not_loaded,,qode-child-theme-ver-1.0.0,qode-theme-ver-14.5,qode-theme-bridge,wpb-js-composer js-comp-ver-6.0.5,vc_responsive

Article: Aldec at SC19: Showcasing Multi-FPGA Partitioning Software for Multi-FPGA-based Algorithm Accelerators

November 18-21, Denver Colorado

 

Booth #228, Aldec Inc.

 

We will showcase the recently introduced automatic FPGA partitioning feature of our popular HES-DVM tool, our fully automated and scalable hybrid verification environment for large SoC designs. Manual partitioning of designs with multiple FPGAs, can take days or even weeks, whereas HES-DVM can perform the task in minutes.

The partitioning software can be used with Aldec’s HES Prototyping boards and as well as 3rd party prototyping boards.