https://firsteda.com/news/ 2026-06-22T12:32:09+00:00 https://firsteda.com/news/event-nmi-fpga-network-in-system-bring-up-debug-20-may-2015-solihull-uk/ 2015-05-20T08:38:39+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-event.jpg https://firsteda.com/news/active-hdl-v10-2-released/ 2015-05-20T08:39:07+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-onespins-dave-kelf-rides-shotgun-on-systemc/ 2015-05-20T08:39:37+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/new-website-launched-2/ 2015-05-20T08:40:06+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-news.jpg https://firsteda.com/news/how-to-properly-verify-encrypted-ip/ 2015-05-20T08:41:38+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/pr-xilinx-ultrascale-and-aldec/ 2015-05-28T05:26:32+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/live-webinar-not-all-hdl-text-editors-are-created-equal/ 2015-05-28T06:49:11+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-webinar.jpg https://firsteda.com/news/scale-scalability-the-keys-to-true-fpga-based-verification/ 2015-05-29T07:15:28+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/live-webinar-osvvm-for-vhdl-testbenches/ 2015-06-24T16:00:47+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/live-webinar-the-elusive-systemic-error-equivalence-checking-for-your-fpga/ 2015-06-29T20:49:07+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-webinar.jpg https://firsteda.com/news/article-strategies-for-verifying-an-fpga-design/ 2015-07-02T15:04:58+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Embedded-computing-design-01.jpg https://firsteda.com/news/article-uvm-whats-stopping-you/ 2015-07-03T11:54:46+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-decoupling-formal-technology-from-formal-technology/ 2015-07-07T14:55:52+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-EE-Journal-01.jpg https://firsteda.com/news/live-webinar-fpgas-for-verification-uvm-simulation-acceleration-with-scalable-fpga-platforms/ 2015-07-08T06:51:13+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/live-webinar-go-with-the-flow/ 2015-07-14T05:55:32+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-wrong-verification-revolution-offered/ 2015-07-15T13:41:02+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-hybrid-emulation-its-about-time/ 2015-09-24T19:39:44+00:00 https://firsteda.com/wp-content/uploads/2015/09/RSS-tile-EE-Times-01.jpg https://firsteda.com/news/article-software-driving-more-hardware-designs/ 2015-09-25T09:00:41+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-whos-calling-the-shots/ 2015-09-28T09:10:47+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-can-cars-be-hack-proof/ 2015-09-29T09:00:22+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/live-webinar-do-254-how-to-formulate-an-efficient-phac/ 2015-10-06T07:31:45+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/emulation-thinking-outside-of-the-big-box/ 2015-10-11T17:07:45+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/pr-aldec-introduces-hybrid-emulation-with-arm-fast-model-support/ 2015-11-03T10:00:56+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/pr-aldec-delivers-50-successful-do-254-projects/ 2015-11-03T06:34:02+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/uvm-really-is-everywhere/ 2015-11-03T11:53:28+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-say-hi-to-hybrid/ 2015-11-16T10:00:38+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-hybrid-emulation-gets-more-hybrid/ 2015-11-17T10:00:15+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/pr-dvcon-europe-must-see/ 2015-11-18T10:00:34+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/live-webinar-fast-track-to-alint-pro-design-entry-and-linting/ 2015-11-17T22:32:56+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-the-problem-with-cdcs/ 2015-11-27T10:00:12+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-push-the-uvm-start-button-then-hit-the-accelerator/ 2015-12-04T10:00:10+00:00 https://firsteda.com/wp-content/uploads/2015/12/rss-tile-EDN-Europe.jpg https://firsteda.com/news/article-debug-last-bastion-of-automation/ 2016-02-02T10:00:26+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-behind-the-intel-altera-deal/ 2016-02-01T09:10:16+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-jim-hogan-on-formal-where-formal-abv-whomps-hdl-simulation/ 2016-03-01T10:00:22+00:00 https://firsteda.com/wp-content/uploads/2016/02/rss-tile-DeepChip-01.jpg https://firsteda.com/news/article-jim-hogan-on-formal-9-major-and-23-minor-formal-abv-tool-metrics/ 2016-03-02T10:00:14+00:00 https://firsteda.com/wp-content/uploads/2016/02/rss-tile-DeepChip-01.jpg https://firsteda.com/news/article-jim-hogan-on-formal-this-is-not-your-fathers-formal-verification/ 2016-02-29T10:00:12+00:00 https://firsteda.com/wp-content/uploads/2016/02/rss-tile-DeepChip-01.jpg https://firsteda.com/news/article-jim-hogan-on-formal-16-formal-apps-that-make-formal-easy-for-us-non-formal-engineers/ 2016-03-03T10:00:03+00:00 https://firsteda.com/wp-content/uploads/2016/02/rss-tile-DeepChip-01.jpg https://firsteda.com/news/article-jim-hogan-on-formal-on-cadence-mentor-onespin-real-intent-synopsys-formal/ 2016-03-04T10:00:43+00:00 https://firsteda.com/wp-content/uploads/2016/02/rss-tile-DeepChip-01.jpg https://firsteda.com/news/article-aldec-reprograms-hes7-for-axi4-speed/ 2016-02-29T12:00:13+00:00 https://firsteda.com/wp-content/uploads/2016/02/RSS-tile-SemiWiki-01.jpg https://firsteda.com/news/pr-aldec-introduces-sce-mi-pipes-based-flow/ 2016-03-16T10:00:18+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/why-i-see-c-in-sce-mi/ 2016-03-17T10:00:04+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/whats-great-about-fpgas/ 2016-03-15T20:06:32+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/asic-verification-spectrum/ 2016-05-17T09:00:14+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/event-nmi-fpga-network-safety-certification-security-19-may-2016-hatfield-uk/ 2016-05-16T11:13:56+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-event.jpg https://firsteda.com/news/to-emulate-or-prototype/ 2016-05-30T14:10:08+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/pr-formalworld-org-dedicated-to-all-things-formal-verification-launches-at-dvcon/ 2016-06-29T09:13:44+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-onespin-ceo-cites-8-insufficiencies-in-jim-hogans-formal-guide/ 2016-06-29T09:15:56+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/pr-sigasi-leverages-onespin-launchpad-technology/ 2016-06-29T09:16:52+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/pr-jim-hogan-joins-onespins-board/ 2016-06-29T09:17:42+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/linking-high-level-synthesis-with-formal-verification/ 2016-06-29T09:18:26+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/event-formal-verification-conference-21-may-2015-reading-uk-2/ 2016-06-29T09:19:26+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/interview-with-onespin-ceo-raik-brinkmann/ 2016-06-29T09:20:36+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/pr-microsemi-and-onespin-solutions/ 2016-06-29T09:21:09+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/the-hardest-part-of-do-254-is/ 2016-08-02T14:37:16+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-dragging-rtl-creation-21st-century/ 2016-09-13T17:06:17+00:00 https://firsteda.com/wp-content/uploads/2016/02/RSS-tile-SemiWiki-01.jpg https://firsteda.com/news/article-we-dont-need-graphic-design-we-do-need-graphic-views/ 2016-09-13T17:11:03+00:00 https://firsteda.com/wp-content/uploads/2016/02/RSS-tile-SemiWiki-01.jpg https://firsteda.com/news/pr-aldec-to-highlight-asic-pre-silicon-verification-spectrum/ 2016-10-16T20:58:43+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/video-functional-safety-and-formal-verification-with-dave-kelf-of-onespin-solutions/ 2017-01-06T10:43:15+00:00 https://firsteda.com/wp-content/uploads/2017/01/OSS-Funtional-safety-news-tile.jpg https://firsteda.com/news/osvvm-asic-level-vhdl-verification-simple-enough-for-fpgas/ 2017-02-03T15:54:40+00:00 https://firsteda.com/wp-content/uploads/2017/02/OSVVM-blog-tile.jpg https://firsteda.com/news/article-sigasi-cleaner-vhdl-and-systemverilog/ 2017-02-06T08:30:53+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/advanced-verification-training-with-osvvm-architect-jim-lewis/ 2017-02-13T08:38:47+00:00 https://firsteda.com/wp-content/uploads/2017/01/AVTV-Gothenburg.jpg https://firsteda.com/news/job-opening-business-development-france/ 2017-02-18T06:51:47+00:00 https://firsteda.com/wp-content/uploads/2017/02/workforus-tile.jpg https://firsteda.com/news/pr-aldec-sets-a-new-paradigm-with-a-single-platform-for-drc-and-cdc/ 2017-02-20T08:30:33+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/job-opening-sales-engineer-hes/ 2017-02-22T08:30:13+00:00 https://firsteda.com/wp-content/uploads/2017/02/workforus-tile.jpg https://firsteda.com/news/pr-aldec-delivers-do-254-compliant-environment-with-the-latest-release-of-spec-tracer/ 2017-02-18T10:44:24+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-why-auto-designs-take-so-long/ 2017-03-06T08:30:38+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/osvvm-making-vhdl-transaction-based-testbenches-simple-readable-powerful/ 2017-06-09T15:14:34+00:00 https://firsteda.com/wp-content/uploads/2017/02/OSVVM-blog-tile.jpg https://firsteda.com/news/article-jim-hogan-on-how-safety-critical-verification-is-next-big-thing/ 2017-06-10T16:30:40+00:00 https://firsteda.com/wp-content/uploads/2016/02/rss-tile-DeepChip-01.jpg https://firsteda.com/news/article-jim-hogan-on-iso-26262-certification-and-systematic-verification/ 2017-06-11T07:30:41+00:00 https://firsteda.com/wp-content/uploads/2016/02/rss-tile-DeepChip-01.jpg https://firsteda.com/news/article-jim-hogan-on-using-formal-along-with-random-fault-verification/ 2017-06-12T07:30:35+00:00 https://firsteda.com/wp-content/uploads/2016/02/rss-tile-DeepChip-01.jpg https://firsteda.com/news/article-jim-hogan-rates-all-the-eda-vendors-on-safety-critical-ic-design/ 2017-06-13T07:30:16+00:00 https://firsteda.com/wp-content/uploads/2016/02/rss-tile-DeepChip-01.jpg https://firsteda.com/news/pr-formal-verification-leader-onespin-solutions-unveils-comprehensive-safety-critical-solution-automotive-mission-critical/ 2017-06-13T13:30:22+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-ceo-interview-stanley-hyduke-founder-and-ceo-of-aldec/ 2017-06-11T11:22:58+00:00 https://firsteda.com/wp-content/uploads/2016/02/RSS-tile-SemiWiki-01.jpg https://firsteda.com/news/pr-aldec-to-present-software-driven-test-of-fpga-prototype/ 2017-10-11T07:50:38+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-code-coverage-within-the-hdl-editor-now-thats-a-nice-feature/ 2017-10-21T06:59:42+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/article-verification-engine/ 2017-11-02T09:54:32+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/live-webinar-boost-vhdl-development-time-background-design-rule-checking/ 2017-11-24T10:41:58+00:00 https://firsteda.com/wp-content/uploads/2017/11/webinar-tile.jpg https://firsteda.com/news/article-emulation-in-fpga/ 2017-11-27T14:25:20+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/wp-clock-domain-crossings-in-the-fpga-world/ 2018-03-08T06:43:18+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-aldec-visible-benefits/ 2018-10-16T08:09:01+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/pr-aldec-dvcon-europe-tutorial/ 2018-10-23T13:39:41+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/pr-hardware-safety-metrics-iso-26262/ 2018-10-24T07:57:15+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/pr-onespin-portable-coverage/ 2018-10-26T07:46:48+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-impact-of-moores-law-ending/ 2018-10-30T16:16:48+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-domain-crossing-2/ 2018-11-01T09:50:40+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-impact-of-domain-crossing-on-safety-1/ 2018-11-06T14:19:34+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-aldec-view-from-above/ 2018-11-06T14:19:56+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/aldec-vhdl-2018-support-and-enhanced-automation-1/ 2018-11-14T10:10:37+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/pr-onespin-dvclub-europe-automotive-safety-and-iso26262/ 2018-11-26T13:36:09+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/pr-onespin-launches-app-for-formal-verification-of-floating-point-hardware-1/ 2018-11-28T09:45:14+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-seven-steps-for-iot-verification-1/ 2018-11-30T08:59:39+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/pr-onespin-integration-of-formal-and-simulation-results-and-coverage-1/ 2018-11-30T14:07:40+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-risc-v-more-than-a-core-1/ 2018-12-03T09:42:27+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-heterogeneous-computing-raises-the-bar-for-functional-verification-1/ 2018-12-05T08:45:11+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-eda-cloud-adoption-hits-speed-bumps-1/ 2018-12-05T08:45:46+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-mitigating-risk-through-verification-1/ 2018-12-05T10:32:59+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-bare-metal-programming-1/ 2018-12-06T10:41:00+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-making-sure-a-heterogeneous-design-will-work-1/ 2018-12-11T09:21:19+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/sigasi-studio-4-2-release-1/ 2018-12-14T09:03:34+00:00 https://firsteda.com/wp-content/uploads/2018/12/Sigasi-News-Tile-Template-2016-01.jpg https://firsteda.com/news/article-what-makes-a-chip-design-successful-today-1/ 2018-12-14T10:29:07+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-the-cost-of-accuracy-1/ 2018-12-17T10:49:15+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-dvcon-is-coming-in-february-now-is-the-time-to-register-early-1/ 2018-12-17T15:02:16+00:00 https://firsteda.com/wp-content/uploads/2016/02/RSS-tile-SemiWiki-01.jpg https://firsteda.com/news/article-autonomous-vehicle-design-begins-to-change-direction-1/ 2018-12-18T09:37:04+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-formal-and-simulation-covered-together-1/ 2018-12-19T09:51:52+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-EE-Journal-01.jpg https://firsteda.com/news/article-debug-tops-verification-tasks-1/ 2018-12-20T09:10:06+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-the-fibonacci-calculator-1/ 2018-12-21T09:33:46+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-using-software-approaches-in-hardware-verification-1/ 2019-01-02T09:49:31+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-ai-market-ramps-everywhere-1/ 2019-01-07T09:43:43+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-deep-learning-hardware-fpga-vs-gpu-1/ 2019-01-07T09:58:26+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-chip-design-verification-its-all-about-coverage-1/ 2019-01-08T15:15:10+00:00 https://firsteda.com/wp-content/uploads/2019/01/rss-tile-EEWeb-01.jpg https://firsteda.com/news/article-av-testing-advances-without-standards-1/ 2019-01-09T08:48:06+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/advanced-vhdl-testbenches-verification-14-18-october-2019-bracknell-uk-2/ 2019-01-10T15:28:22+00:00 https://firsteda.com/wp-content/uploads/2018/10/AVTV-tile-01-72dpi.png https://firsteda.com/news/essential-vhdl-verification-14-16-october-2019-bracknell-uk-2/ 2019-01-10T15:30:36+00:00 https://firsteda.com/wp-content/uploads/2018/10/Essential-VHDL-Verification-tile-01-01.png https://firsteda.com/news/vhdl-fpga-designers-18-19-september-2019-bracknell-uk-2/ 2019-01-10T15:46:03+00:00 https://firsteda.com/wp-content/uploads/2018/10/VHDL-for-FPGA-Designers-tile-01-01.png https://firsteda.com/news/intermediate-vhdl-3-5-december-2019-bracknell-uk-2/ 2019-01-10T15:47:34+00:00 https://firsteda.com/wp-content/uploads/2018/10/Intermediate-VHDL-tile-01-01.png https://firsteda.com/news/article-edacafe-industry-predictions-for-2019-onespin-1/ 2019-01-14T14:53:39+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/article-mostly-upbeat-outlook-for-chips-1/ 2019-01-17T13:51:57+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-taming-concurrency-1/ 2019-01-18T08:42:00+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-power-issues-rising-for-new-applications-1/ 2019-01-22T08:43:12+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/osvvm-the-number-1-vhdl-verification-library-1/ 2019-01-30T08:29:16+00:00 https://firsteda.com/wp-content/uploads/2017/02/OSVVM-blog-tile.jpg https://firsteda.com/news/article-pushing-ai-into-the-mainstream-1/ 2019-01-31T10:40:33+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-connectivity-checking-is-a-perfect-fit-for-formal-verification-1/ 2019-02-04T16:41:57+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-eda-grabs-bigger-slice-of-eda-market-1/ 2019-02-05T08:51:59+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-clock-domain-crossings-in-the-fpga-world-1/ 2019-02-06T13:07:58+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-partioning-drives-architectural-considerations-1/ 2019-02-20T10:02:28+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-using-ai-data-for-security-1/ 2019-02-21T08:46:55+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-dvcon-usa-2019-preview-onespin-1/ 2019-02-22T09:40:11+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-aldec-facilitates-design-prototyping-in-fpga-and-prototype-testing-with-new-hes-proto-axi-1/ 2019-02-22T09:49:25+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/article-hes-dvm-offers-enhanced-automation-in-fpga-prototyping-1/ 2019-02-22T09:57:36+00:00 https://firsteda.com/wp-content/uploads/2019/01/rss-tile-EEWeb-01.jpg https://firsteda.com/news/article-onespin-launches-first-formal-risc-v-integrity-verification-solution-1/ 2019-02-25T09:10:11+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/sigasi-exploring-an-open-risc-v-core-1/ 2019-02-26T10:19:06+00:00 https://firsteda.com/wp-content/uploads/2018/12/Sigasi-News-Tile-Template-2016-01.jpg https://firsteda.com/news/article-latest-tysom-kit-accelerates-the-development-of-ai-dnn-and-other-algorithm-acceleration-dependent-applications-plus-aids-soc-prototyping-1/ 2019-02-27T09:06:24+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-aldec-facilitates-design-prototyping-in-fpga-and-prototype-testing-with-new-hes-proto-axi-1-2/ 2019-02-27T09:27:23+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/article-the-challenge-of-risc-v-compliance-1/ 2019-02-28T08:56:59+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-onespins-unique-hardware-metric-calculation-app-boosts-automation-failure-modes-effects-diagnostics-analysis-fmeda-complex-automotive-socs-1/ 2019-02-28T10:58:33+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/article-onespin-formal-verification-of-risc-v-cores-1/ 2019-03-01T09:19:14+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-the-problem-with-post-silicon-debug-1/ 2019-03-01T10:56:47+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-can-debug-be-tamed-1/ 2019-03-01T14:19:08+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-new-design-approaches-at-7-5nm/ 2019-03-05T09:14:26+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/sigasi-studio-4-3-release-1/ 2019-03-21T14:46:33+00:00 https://firsteda.com/wp-content/uploads/2018/12/Sigasi-News-Tile-Template-2016-01.jpg https://firsteda.com/news/article-when-correct-is-not-enough-formal-verification-of-fault-tolerant-hardware-1/ 2019-03-27T08:51:10+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-billion-gate-design-connectivity-1/ 2019-03-27T09:26:37+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-the-automation-of-ai-1/ 2019-03-28T08:57:31+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-utilising-more-data-to-improve-chip-design-1/ 2019-03-28T09:20:02+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-fibonacci-and-honey-bees-have-something-in-common-a-sweet-spot-for-formal-1/ 2019-03-29T09:12:59+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-heterogeneous-design-creating-havoc-with-firmware-versions-1/ 2019-04-01T08:22:04+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/release-hardware-lifecycle-data-management-for-teams-1/ 2019-04-03T08:01:15+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-the-long-and-detailed-road-to-automotive-compliance-1/ 2019-04-10T07:19:53+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-ic-integrity-thesis-1/ 2019-04-10T10:30:43+00:00 https://firsteda.com/wp-content/uploads/2016/02/RSS-tile-SemiWiki-01.jpg https://firsteda.com/news/article-from-ai-algorithm-to-implementation-1/ 2019-04-11T10:45:29+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-optimisation-challenges-for-safety-and-security-1/ 2019-04-12T08:05:21+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-the-role-of-eda-in-ai-1/ 2019-04-17T07:48:42+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/onespin-ensure-compliance-and-trust-for-risc-v-cores-and-socs-with-complete-formal-verification-1/ 2019-04-23T07:43:47+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-safety-critical-coverage-1/ 2019-04-25T07:38:21+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-embedded-fpga-becomes-a-viable-option-1/ 2019-04-25T07:54:15+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-when-verification-leads-1/ 2019-04-25T08:18:19+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-hardware-trojans-and-the-problem-of-trust-in-integrated-circuits-1/ 2019-04-25T08:38:15+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/sigasi-studio-preview-4-4-1/ 2019-04-25T08:56:24+00:00 https://firsteda.com/wp-content/uploads/2018/12/Sigasi-News-Tile-Template-2016-01.jpg https://firsteda.com/news/onespin-leveraging-20-years-of-formal-verification-data-to-speed-up-todays-proof-1/ 2019-04-26T08:00:34+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-ip-requires-system-context-at-6-5-3nm-1/ 2019-05-01T07:29:20+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-onespin-verification-challenges-for-risc-v-adoption-1/ 2019-05-03T08:17:48+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-onespin-joins-the-risc-v-foundation-1/ 2019-05-08T07:25:44+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/article-onespin-highlights-formal-verifications-advantages-at-dvclub-europe-dvcon-china-1/ 2019-05-08T07:26:12+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/article-chiplet-momentum-builds-despite-tradeoffs-1/ 2019-05-13T08:24:03+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-onespin-formal-engines-learn-from-experience-1/ 2019-05-14T14:58:12+00:00 https://firsteda.com/wp-content/uploads/2019/05/RSS-tile-Tech-Design-Forum-01.jpg https://firsteda.com/news/article-incremental-system-verification-1/ 2019-05-16T08:22:42+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-evolution-of-verification-engineers-1/ 2019-05-22T08:05:43+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-assure-ic-integrity-in-your-next-project-1/ 2019-05-24T07:57:45+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/press-release-onespins-newest-app-assures-quality-of-risc-v-processor-cores-for-safety-security-critical-applications-1/ 2019-05-24T08:32:41+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/press-release-onespin-meets-increased-demand-for-formal-equivalence-checking-solution-with-support-for-intel-strat-1/ 2019-05-24T12:03:30+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-why-ip-quality-is-so-difficult-to-determine-1/ 2019-06-14T08:58:12+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-intellectual-property-trust-but-verify-1/ 2019-06-14T09:02:44+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/press-release-onespin-openhw-group-announced-1/ 2019-06-14T09:17:52+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-how-to-integrate-an-embedded-fpga-1/ 2019-06-14T09:31:41+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-accelerating-endpoint-inferencing-1/ 2019-06-14T10:18:13+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-side-channel-attacks-on-embedded-processors-1/ 2019-06-14T10:31:25+00:00 https://firsteda.com/wp-content/uploads/2015/09/RSS-tile-EE-Times-01.jpg https://firsteda.com/news/article-disregard-safety-and-security-at-your-own-peril-1/ 2019-06-14T12:41:15+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-training-tomorrows-chip-designers-1/ 2019-06-14T13:14:31+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/release-introducing-syntheser-aldecs-proprietary-high-speed-synthesizer-for-hes-emulation-and-prototyping-1/ 2019-06-17T10:35:43+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-circuit-ageing-becoming-a-critical-consideration-1/ 2019-06-17T12:57:48+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/release-riviera-pro-users-to-benefit-from-automatic-uvm-register-generation-1/ 2019-06-19T07:11:30+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/sigasi-studio-v4-4-released-1/ 2019-06-20T11:59:33+00:00 https://firsteda.com/wp-content/uploads/2018/12/Sigasi-News-Tile-Template-2016-01.jpg https://firsteda.com/news/article-whos-responsible-for-security-breaches-1/ 2019-06-24T15:28:06+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-eda-learns-from-experience-1/ 2019-06-26T08:40:03+00:00 https://firsteda.com/wp-content/uploads/2019/06/RSS-tile-New-Electronics-01.jpg https://firsteda.com/news/article-complete-formal-verification-of-risc-v-processor-ips-for-trojan-free-trusted-ics-1/ 2019-06-26T08:41:27+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-enabling-the-risc-v-ecosystem-1/ 2019-06-27T08:10:43+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-debugging-complex-socs-1/ 2019-06-27T08:18:47+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-open-source-processors-fact-or-fiction-1/ 2019-06-27T08:23:40+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/press-release-onespin-nanosemi-relies-on-onespin-automated-formal-verification-tools-to-verify-systemc-designs-for-5g-asics-1/ 2019-06-27T08:49:20+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-we-need-to-talk-communication-needed-between-verification-and-safety-1/ 2019-07-03T07:51:53+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-EE-Journal-01.jpg https://firsteda.com/news/article-how-to-automate-functional-safety-1-2/ 2019-07-08T10:03:30+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-hw-sw-design-at-the-intelligent-edge-1-2/ 2019-07-08T12:45:20+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-tackling-safety-and-security-1/ 2019-07-10T08:09:52+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-meanwhile-35-years-later-1/ 2019-07-10T12:40:07+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-a-deep-dive-into-ai-chip-arithmetic-engines-1/ 2019-07-15T10:29:53+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-breaking-down-the-debug-process-1/ 2019-07-17T08:58:42+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-partitioning-drives-architectural-considerations-1/ 2019-07-19T07:56:53+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-hardware-software-co-design-reappears-1/ 2019-07-25T07:46:17+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-hardware-emulation-takes-centre-stage-1/ 2019-07-25T08:02:05+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/podcast-swimming-in-the-soc-1/ 2019-07-31T07:46:54+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-EE-Journal-01.jpg https://firsteda.com/news/article-ai-mls-role-in-adas-1/ 2019-08-06T08:28:36+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-a-holistic-view-of-risc-v-verification-1-2/ 2019-08-07T08:43:00+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-are-digital-twins-something-for-eda-to-persue-1/ 2019-08-07T08:47:35+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-debug-tools-are-improving-1/ 2019-08-12T08:23:16+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-what-is-a-custom-processor-1/ 2019-08-22T09:02:05+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/white-paper-assuring-the-integrity-of-risc-v-cores-and-socs-1/ 2019-08-22T09:11:50+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-chip-security-needs-a-new-language-1/ 2019-08-27T09:31:21+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-risc-v-emea-roadshow-spotlight-onespin-solutions-1/ 2019-08-27T10:27:00+00:00 https://firsteda.com/wp-content/uploads/2019/08/rss-tile-RISC-V-01-01.jpg https://firsteda.com/news/article-ips-growing-impact-on-yield-and-reliability-1/ 2019-09-04T08:25:26+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/event-fpga-world-2019/ 2019-09-04T13:31:34+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-news.jpg https://firsteda.com/news/release-soc-and-asic-designers-to-benefit-greatly-from-multiple-hes-proto-axi-enhancements-1/ 2019-09-10T07:36:38+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-fpga-design-tradeoffs-getting-tougher-1/ 2019-09-16T13:05:35+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/release-aldec-cuts-asic-design-prototype-bring-up-time-with-hes-dvms-automatic-partitioning-tool-and-faster-hdl-to-fpga-compilation-times-1/ 2019-09-24T08:16:48+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-synthesizing-hardware-from-software-1/ 2019-09-24T08:53:28+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-the-growing-impact-of-portable-stimulus-1/ 2019-09-26T08:22:15+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-high-level-design-and-high-level-verification-1/ 2019-09-26T08:32:27+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-automated-connectivity-checking-with-formal-verification-1/ 2019-09-26T09:04:06+00:00 https://firsteda.com/wp-content/uploads/2019/09/rss-tile-EENews-Europe-01.jpg https://firsteda.com/news/article-assessing-the-safety-of-automotive-chips-1/ 2019-09-30T12:45:53+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/wp-content/uploads/2019/09/03-19-OneSpin_Bild-1_Tesla-FSD-Annotated-1024x768.png https://firsteda.com/wp-content/uploads/2019/09/03-19-OneSpin_Bild-2_flow-1024x768.png https://firsteda.com/news/release-aldecs-focus-for-arm-techcon-is-on-deep-neural-network-and-machine-learning-application-development-1/ 2019-10-03T08:00:28+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-extending-portable-stimulus-1/ 2019-10-18T10:04:06+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/sigasi-technical-article-prefix-all-signals-in-an-instantiation-1/ 2019-10-18T10:10:47+00:00 https://firsteda.com/wp-content/uploads/2018/12/Sigasi-News-Tile-Template-2016-01.jpg https://firsteda.com/news/release-aldec-at-dvcon-europe-2019-1/ 2019-10-22T10:11:54+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/white-paper-scaling-formal-connectivity-checking-to-multi-billion-gate-socs-with-specification-automation-1/ 2019-10-23T10:26:24+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-rapid-evolution-for-verification-plans-1/ 2019-10-28T10:44:02+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-a-glossary-for-chip-and-semiconductor-ip-security-and-trust-1/ 2019-10-28T10:45:51+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-service-revenue-growing-with-chip-complexity-1/ 2019-11-05T10:48:20+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/press-release-onespin-ceo-gives-visionary-talk-and-insights-on-the-challenges-facing-design-and-verification-with-the-onset-of-artificial-intelligence-and-the-risc-v-era/ 2019-11-11T14:06:01+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-aldec-at-sc19-showcasing-multi-fpga-partitioning-software-for-multi-fpga-based-algorithm-accelerators-1/ 2019-11-25T10:39:39+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/article-iso-26262-2018-fault-analysis-in-safety-mechanisms-1/ 2019-11-25T10:45:56+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-portable-stimulus-and-digital-twins-1/ 2019-11-25T10:54:57+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/release-aldec-provides-the-industrys-most-comprehensive-portfolio-of-fmc-daughter-cards-1/ 2019-11-25T11:18:52+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/release-aldecs-latest-embedded-development-platform-is-first-to-feature-largest-polarfire-and-smartfusion2-fpgas-on-a-single-board-1/ 2019-11-26T14:29:32+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-thoroughly-verifying-complex-socs-1/ 2019-11-27T08:18:15+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-verification-in-the-era-of-autonomous-driving-artificial-intelligence-and-machine-learning-1/ 2019-11-27T08:38:28+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-developing-robust-finite-state-machines-code-with-lint-tools-1/ 2019-11-27T08:55:31+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-agnisys-launches-global-distribution-enhancing-service-and-support-for-its-growing-user-base-around-the-world-1/ 2019-11-28T14:10:13+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/article-onespin-users-gather-in-munich-1/ 2019-12-04T09:25:10+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-finding-hardware-trojans-1/ 2019-12-04T11:03:53+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/release-aldecs-new-fpga-based-nvme-data-storage-solution-targets-high-performance-computing-applications-1/ 2019-12-12T09:52:24+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/press-release-inaugural-onespin-osmosis-user-conference-delivers-quality-content-deep-verification-insights-1/ 2019-12-16T15:00:32+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/article-adopting-new-methods-for-faster-development-of-risc-v-based-socs-1/ 2019-12-17T14:54:44+00:00 https://firsteda.com/wp-content/uploads/2019/12/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/release-aldec-enhances-riviera-pros-vhdl-and-uvvm-support-1/ 2019-12-18T09:08:20+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-what-worked-what-didnt-in-2019-1/ 2019-12-20T10:28:38+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-will-open-source-processors-cause-a-verification-shift-1/ 2019-12-20T10:34:58+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-crossed-wires-on-domains-1/ 2019-12-20T10:42:27+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-improving-algorithms-with-high-level-synthesis-1/ 2020-01-02T09:08:20+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-agnisys-field-error-signal-1/ 2020-01-02T13:40:48+00:00 https://firsteda.com/wp-content/uploads/2019/12/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/article-agnisys-board-prototyping-1/ 2020-01-02T13:41:31+00:00 https://firsteda.com/wp-content/uploads/2019/12/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/article-open-source-hardware-risks-1/ 2020-01-09T09:39:44+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-auto-industry-shifts-gears-on-where-data-gets-processed-1/ 2020-01-09T10:03:23+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-uses-and-limitations-of-ai-in-chip-design-1/ 2020-01-15T08:29:48+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-securing-chips-from-the-ground-up-1/ 2020-01-23T14:36:26+00:00 https://firsteda.com/wp-content/uploads/2020/01/RSS-tile-Electronic-Design-01-2.jpg https://firsteda.com/news/release-cobham-gaisler-successfully-verifies-its-first-risc-v-processor-noel-v-using-aldecs-riviera-pro-for-hdl-simulation-1/ 2020-01-28T12:52:43+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/article-making-sure-risc-v-designs-work-as-expected-1/ 2020-01-30T08:53:14+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-evaluating-nvme-ssd-multi-gigabit-performance-1/ 2020-01-30T09:15:41+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/article-verification-planning-and-management-with-formal-1/ 2020-01-30T09:43:22+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/aldec-and-codasip-at-embedded-world/ 2020-02-20T16:59:23+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/aldec-to-present-at-certification-together-international-conference/ 2020-03-04T08:54:17+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/we-are-pleased-to-announce-that-aldecs-flagship-rtl-simulator-riviera-pro-now-supports-swerv/ 2020-03-18T11:22:06+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/michelle-mata-is-an-applications-engineer-at-aldec-focusing-on-hardware-emulation-solutions-she-received-her-b-s-in-computer-engineering-from-the-university-of-nevada-las-vegas-in-2018/ 2020-03-20T09:07:28+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/the-consumer-revolution-over-the-past-few-decades-has-funnelled-a-growth-of-soc-chips-primarily-in-the-area-of-consumer-electronics/ 2020-03-24T15:21:12+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/mark-christiaens-head-of-engineering-sigasi/ 2020-03-31T11:09:03+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/gapfree-processor-verification/ 2020-04-03T09:52:52+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/aldecs-new-hes-fpga-accelerator-board-targets-hpc-hft-and-prototyping-applications-plus-hits-the-price-performance-sweet-spot/ 2020-05-05T09:22:36+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/correct-by-construction-systemverilog-uvm-testbenches/ 2020-06-02T09:48:18+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/when-is-robustness-verification-for-do-254-projects-complete/ 2020-06-02T09:54:34+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/connecting-emulated-design-to-external-pci-express-device/ 2020-06-02T10:46:07+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/how-to-develop-high-performance-deep-neural-network-object-detection-recognition-applications-for-fpga-based-edge-devices/ 2020-06-02T10:54:19+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/cocotb-use-python-and-bring-joy-back-to-verification/ 2020-06-02T11:05:58+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/news/the-increasingly-ordinary-task-of-verifying-risc-v/ 2020-06-04T09:53:57+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/risc-v-qa-session-with-shaun-giebel/ 2020-06-04T10:01:08+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/automation-of-the-uvm-register-abstraction-layer/ 2020-06-04T10:11:18+00:00 https://firsteda.com/wp-content/uploads/2019/12/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/doing-what-we-can-in-challenging-times/ 2020-06-04T10:11:41+00:00 https://firsteda.com/wp-content/uploads/2019/12/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/global-stac-live/ 2020-06-04T10:50:03+00:00 https://firsteda.com/wp-content/uploads/2020/06/Sigasi-News-Tile-Template-2020-01.png https://firsteda.com/news/introduction-the-challenges-of-verifying-risc-v/ 2020-06-04T11:02:36+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/how-to-make-processors-trustworthy/ 2020-06-04T11:03:30+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/vehicle-communications-network-is-due-for-overhaul/ 2020-06-09T14:27:49+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/remote-collaboration-using-the-saros-plugin/ 2020-06-18T14:29:01+00:00 https://firsteda.com/wp-content/uploads/2020/06/Sigasi-News-Tile-Template-2020-01.png https://firsteda.com/news/question-1-is-there-a-special-formal-technique-for-risc-v-only/ 2020-06-18T14:30:47+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/vhdl-2019-interfaces/ 2020-07-01T10:22:39+00:00 https://firsteda.com/wp-content/uploads/2020/06/Sigasi-News-Tile-Template-2020-01.png https://firsteda.com/news/question-4-ive-heard-that-the-risc-v-core-is-written-in-the-chisel-language-does-the-onespin-tool-support-that-language/ 2020-07-10T08:40:48+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/question-3-what-could-be-the-benefits-of-using-formal-tools-instead-ofconventional-simulation-tools-if-a-company-desires-to-certify-a-risc-v-implementation-against-safety-critical-standards/ 2020-07-10T08:41:11+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/question-2-since-risc-v-is-a-huge-design-how-can-one-verify-it-and-what-are-the-initial-assumptions/ 2020-07-10T08:41:34+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/fpga-equivalence-checking-for-a-nuclear-safety-controller/ 2020-07-28T08:34:31+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/designing-for-extreme-low-power/ 2020-07-28T08:44:36+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/newsletter-2020-q2/ 2020-08-18T07:58:45+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/automation-of-the-uvm-register-abstraction-layer-2/ 2020-08-18T08:00:06+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/smart-assembly-of-soc-designs/ 2020-08-18T08:00:25+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/three-steps-to-set-up-a-risc-v-soc-uvm-testbench/ 2020-08-18T08:00:52+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/linting-risc-v-designs-with-alint-pro/ 2020-08-18T08:02:02+00:00 https://firsteda.com/wp-content/uploads/2014/09/tile-supplier-aldec.jpg https://firsteda.com/news/enabling-tysom-zynq-based-embedded-development-board-for-aws-iot-greengrass/ 2020-08-18T08:02:24+00:00 https://firsteda.com/wp-content/uploads/2014/09/tile-supplier-aldec.jpg https://firsteda.com/news/aldec-adds-customizable-tool-qualification-data-package-to-alint-pro-for-do-254-projects/ 2020-08-18T08:02:57+00:00 https://firsteda.com/wp-content/uploads/2014/09/tile-supplier-aldec.jpg https://firsteda.com/news/webinar-replay-insight-into-creating-a-common-testbench/ 2020-08-18T08:03:15+00:00 https://firsteda.com/wp-content/uploads/2014/09/tile-supplier-aldec.jpg https://firsteda.com/news/creating-better-self-checking-fpga-verification-tests-with-open-source-vhdl-verification-methodology/ 2020-08-18T08:03:50+00:00 https://firsteda.com/wp-content/uploads/2014/09/tile-supplier-aldec.jpg https://firsteda.com/news/license-configuration-in-sigasi-studio/ 2020-08-18T08:04:29+00:00 https://firsteda.com/wp-content/uploads/2020/06/Sigasi-News-Tile-Template-2020-01.png https://firsteda.com/news/sigasi-introduces-software-development-kit-for-electronic-design-automation-tools/ 2020-08-18T08:04:51+00:00 https://firsteda.com/wp-content/uploads/2020/06/Sigasi-News-Tile-Template-2020-01.png https://firsteda.com/news/using-svn-with-sigasi-studio/ 2020-08-18T08:05:26+00:00 https://firsteda.com/wp-content/uploads/2020/06/Sigasi-News-Tile-Template-2020-01.png https://firsteda.com/news/new-to-riviera-pro-vhdl-2019-support-and-a-versatile-uvm-registers-window/ 2020-08-18T08:06:22+00:00 https://firsteda.com/wp-content/uploads/2014/09/tile-supplier-aldec.jpg https://firsteda.com/news/dac-may-be-virtual-but-our-new-products-are-not/ 2020-08-18T08:19:11+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/eda-on-board-with-advanced-packaging/ 2020-08-18T10:01:08+00:00 https://firsteda.com/wp-content/uploads/2015/07/RSS-tile-Semiconductor-Engineering-01.jpg https://firsteda.com/news/ip-integration-verification-at-dvclub-europe/ 2020-08-18T10:08:43+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/a-quick-look-back-at-a-virtual-dac/ 2020-08-21T12:59:24+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/clue-technologies-adopts-onespins-coverage-driven-assertion-based-verification-solution-for-use-in-intelligent-avionic-computing-systems/ 2020-08-27T10:25:35+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/agnisys-delivers-fully-automated-specification-based-design-and-verification-flow-for-registers-and-sequences/ 2020-08-27T10:28:40+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/the-next-generation-of-register-sequence-and-soc-automation/ 2020-09-08T13:02:51+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/formal-verification-of-risc-v-cores/ 2020-09-08T13:05:40+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/uvm-based-verification-of-custom-instructions-with-risc-v-cores/ 2020-09-17T08:09:40+00:00 https://firsteda.com/wp-content/uploads/2014/09/tile-supplier-aldec.jpg https://firsteda.com/news/6-minutes-of-security-cybersecurity-risks-in-automotive-electronics/ 2020-09-17T08:13:51+00:00 https://firsteda.com/wp-content/uploads/2016/06/OneSpin-Solutions-News-Tile-2016.jpg https://firsteda.com/news/sigasi-studio-4-9-latest-release-notes/ 2020-09-23T08:52:18+00:00 https://firsteda.com/wp-content/uploads/2020/06/Sigasi-News-Tile-Template-2020-01.png https://firsteda.com/news/specification-driven-uvm-testbench-generation/ 2020-09-23T08:56:53+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/aldec-introduces-hardware-assisted-rtl-simulation-acceleration-for-microchip-fpga-designs/ 2020-11-17T10:39:40+00:00 https://firsteda.com/wp-content/uploads/2014/09/tile-supplier-aldec.jpg https://firsteda.com/news/blog-old-dogs-and-new-tricks/ 2021-02-06T10:31:58+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/low-power-feature-in-idesignspec/ 2021-02-06T12:54:25+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/1.png https://firsteda.com/wp-content/uploads/2021/02/2.png https://firsteda.com/wp-content/uploads/2021/02/3.png https://firsteda.com/wp-content/uploads/2021/02/4.png https://firsteda.com/wp-content/uploads/2021/02/5.png https://firsteda.com/news/clock-domain-crossing-in-agnisys-idesignspec/ 2021-02-06T13:18:26+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/image-png.png https://firsteda.com/wp-content/uploads/2021/02/image-png-1.png https://firsteda.com/wp-content/uploads/2021/02/image-png-2.png https://firsteda.com/wp-content/uploads/2021/02/2020-12-01_09-44-44.png https://firsteda.com/wp-content/uploads/2021/02/2020-12-01_09-45-55.png https://firsteda.com/wp-content/uploads/2021/02/image-png-3.png https://firsteda.com/news/achieving-better-coverage-with-vhdl-part-3/ 2021-02-06T13:34:02+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-3-r1-5.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-3-r1-1-3.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-3-r1-2-3.png https://firsteda.com/news/do-you-think-in-pictures/ 2021-02-06T13:37:40+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/better-to-be-safe-than-sorry/ 2021-02-06T13:54:57+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/automation-in-uvm-register-modelling/ 2021-02-06T14:02:40+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Automation-in-UVM-Register-Modelling-1.png https://firsteda.com/wp-content/uploads/2021/02/Automation-in-UVM-Register-Modelling-2-1.png https://firsteda.com/news/achieving-better-coverage-with-vhdl-part-2/ 2021-02-06T14:10:32+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-2-r1-7-2.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-2-r1-1-2.png https://firsteda.com/wp-content/uploads/2021/02/Picture-14-2.png https://firsteda.com/wp-content/uploads/2021/02/Picture-15-2.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-2-r1-5-2.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-2-r1-8-2.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-2-r1-6-2.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-2-r1-9.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-2-r1-2-2.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-2-r1-4-2.png https://firsteda.com/news/a-snake-in-the-computer/ 2021-02-06T14:30:58+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/strange-days-indeed/ 2021-02-06T14:41:11+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/the-summer-is-coming/ 2021-02-06T14:46:37+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/what-is-still-missing-in-your-fpga-design-verification-methodology/ 2021-02-06T14:56:04+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/2018-FPGA-Verification-1.png https://firsteda.com/news/active-hdl-hints-and-tips/ 2021-02-06T15:54:19+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/AHDL-HT1.png https://firsteda.com/wp-content/uploads/2020/06/AHDL-HT2.png https://firsteda.com/wp-content/uploads/2020/06/AHDL-HT3.png https://firsteda.com/wp-content/uploads/2020/06/AHDL-HT4.png https://firsteda.com/wp-content/uploads/2020/06/AHDL-HT5.png https://firsteda.com/wp-content/uploads/2020/06/AHDL-HT6.png https://firsteda.com/wp-content/uploads/2020/06/AHDL-HT7.png https://firsteda.com/wp-content/uploads/2020/06/AHDL-HT8.png https://firsteda.com/wp-content/uploads/2020/06/AHDL-HT9.png https://firsteda.com/wp-content/uploads/2020/06/AHDL-HT10.png https://firsteda.com/news/windows-ate-my-signal-browser/ 2021-02-06T15:58:03+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Blog-Post-%E2%80%93-Windows-Ate-My-Signal-Browser-2.png https://firsteda.com/news/making-giant-leaps-with-early-design-rule-checking/ 2021-02-06T16:04:25+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/achieving-better-coverage-with-vhdl-part-1/ 2021-02-06T16:22:47+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-1-r1-1-5.png https://firsteda.com/wp-content/uploads/2021/02/Achieving-Better-Coverage-with-VHDL-Part-1-r1-6.png https://firsteda.com/news/methodology-a-must-for-complex-fpga-design/ 2021-02-06T17:26:24+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/jim-lewis-blog-osvvm-gone-apache-on-the-path-to-ieee-open-source/ 2021-02-06T17:29:25+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/linting-vs-design-rule-checking-whats-the-difference/ 2021-02-06T17:41:57+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Figure-1-Unregistered-module-outputs-8.png https://firsteda.com/news/agnisys-blog-post-repurposing-von-neumann-architecture-with-sram-based-register-files/ 2021-02-07T08:51:56+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Implementation-in-IDesignSpec-using-SRAM-Wrapper.png https://firsteda.com/wp-content/uploads/2021/02/Register-File-Example-Structure.png https://firsteda.com/wp-content/uploads/2021/02/Register-File-Example-Definition-in-IDesignSpec-Excel.png https://firsteda.com/news/an-introduction-to-assertion-based-verification-part-1/ 2021-02-07T11:27:43+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/image-1.png https://firsteda.com/wp-content/uploads/2021/02/PcWOy_Mmig4sCTMf6qHm7X8lbERHfXLyrNvYqpmPDFzvWMD09L2ZMFpx5WicyY4Excoa8gSAgpfx6dm8DjoNrFTirqouCGjRlJF46HpZ9zH4iR3IsJsvfxgQ-lWsEjPDzF9P1RVZ.png https://firsteda.com/wp-content/uploads/2021/02/EGx2EC2myZqkgkrwWo8rIavDj181cR0YZbyJq7yhvqgQSgYtGzs_ro-hK_Au7SFkU4dn5m8PMrlLoKWjqS_lRXjYr698FqJuhfZwScJO_AsHkMYyAFgNpcruFW372LTjSR3luzo8.png https://firsteda.com/wp-content/uploads/2021/02/image-3.png https://firsteda.com/wp-content/uploads/2021/02/image-4.png https://firsteda.com/news/onespin-blog-onespin-users-gather-in-munich/ 2021-02-07T11:31:04+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/onespin-blog-ceo-perspective-innovation-requires-ic-integrity/ 2021-02-07T11:37:54+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/aldec-blog-evaluating-nvme-ssd-multi-gigabit-performance-using-aldec-tysom-3-3a-boards/ 2021-02-07T11:45:16+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/figure_1-3.jpg https://firsteda.com/wp-content/uploads/2021/02/figure_2-3.jpg https://firsteda.com/wp-content/uploads/2021/02/figure_3-3.jpg https://firsteda.com/wp-content/uploads/2021/02/figure_4-3.jpg https://firsteda.com/wp-content/uploads/2021/02/figure_5-3.jpg https://firsteda.com/wp-content/uploads/2021/02/figure_6-3.jpg https://firsteda.com/wp-content/uploads/2021/02/figure_7-3.jpg https://firsteda.com/wp-content/uploads/2021/02/figure_8-3.jpg https://firsteda.com/wp-content/uploads/2021/02/figure_9-3.png https://firsteda.com/wp-content/uploads/2021/02/figure_10-3.png https://firsteda.com/wp-content/uploads/2021/02/figure_11-3.png https://firsteda.com/wp-content/uploads/2021/02/figure_12-3.png https://firsteda.com/news/aldec-blog-when-is-robustness-verification-do-254-projects-complete/ 2021-02-07T11:51:18+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/aldec-blog-how-to-develop-high-performance-deep-neural-network-object-detection-recognition-applications-for-fpga-based-edge-devices/ 2021-02-07T12:01:47+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Fig_01_Neural_Network_Recognizing_Cat.jpg https://firsteda.com/wp-content/uploads/2021/02/TySOM-3A-board.jpg https://firsteda.com/wp-content/uploads/2021/02/Fig_03_Neural_Network_Development_Kit.jpg https://firsteda.com/wp-content/uploads/2021/02/TySOM_traffic_detection_demo.jpg https://firsteda.com/news/agnisys-blog-post-register-automation-using-machine-learning/ 2021-02-07T12:06:26+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Sample-description-Dataset-for-Lock-Key-register-fields-Agnisys-1.png https://firsteda.com/wp-content/uploads/2021/02/Sample-training-dataset-for-Lock-Key-register-Agisys-1.png https://firsteda.com/news/agnisys-blog-post-setting-the-stage-for-the-next-abstraction/ 2021-02-07T12:12:31+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/SoC-Hardware-Software-Interface-HSI-Layer-2.png https://firsteda.com/wp-content/uploads/2021/02/Example-UVM-Sequence-with-HSI-Description-2.png https://firsteda.com/wp-content/uploads/2021/02/ISequenceSpec-and-PSS-Tool-Flow-2.png https://firsteda.com/news/vhdl-training-with-a-difference/ 2021-02-07T12:16:20+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/agnisys-blog-post-creating-test-sequences-for-risc-v-cores-and-socs/ 2021-02-07T12:34:55+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/SweRV-Core-1-4.jpg https://firsteda.com/wp-content/uploads/2021/02/SweRV-Core-1-Spec-in-IDesignSpec-Excel-4.jpg https://firsteda.com/wp-content/uploads/2021/02/Figure-3-Sequences-for-Initialization-of-PIC-core-in-ISequenceSpec-Excel-4.png https://firsteda.com/wp-content/uploads/2021/02/Figure-4-Sequences-for-Regular-Operation-of-PIC-core-in-ISequenceSpec-Excel-4.png https://firsteda.com/news/jim-lewis-blog-osvvm-at-dvconeurope/ 2021-02-07T15:49:13+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/aldec-blog-post-unit-linting-an-easy-way-to-prevent-code-review-issues/ 2021-02-07T15:52:51+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/blog_11-7.png https://firsteda.com/wp-content/uploads/2021/02/blog_21-7.png https://firsteda.com/wp-content/uploads/2021/02/blog_32-7.png https://firsteda.com/news/aldec-blog-post-trace-your-assertions/ 2021-02-07T16:00:17+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/trace_assertion_01a-8.jpg https://firsteda.com/wp-content/uploads/2021/02/trace_assertion_02a-8.jpg https://firsteda.com/wp-content/uploads/2021/02/trace_assertion_03a-8.jpg https://firsteda.com/wp-content/uploads/2021/02/trace_assertion_04a-8.jpg https://firsteda.com/wp-content/uploads/2021/02/trace_assertion_05a-8.jpg https://firsteda.com/news/aldec-blog-post-do-i-really-need-a-commercial-simulator/ 2021-02-08T07:17:20+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/commercial_simulator.jpg https://firsteda.com/news/aldec-blog-post-fpga-vs-gpu-for-machine-learning-applications-which-one-is-better/ 2021-02-08T08:10:24+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/td-deep-learning_blog-3.jpg https://firsteda.com/wp-content/uploads/2021/02/DNN_diagram_fin-3.jpg https://firsteda.com/news/problems-accessing-registers-see-how-uvm-ral-can-help-by-sunil-sahoo-corporate-applications-engineer/ 2021-02-08T09:05:02+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/blog_uvm_img_01a-3.jpg https://firsteda.com/wp-content/uploads/2021/02/blog_uvm_img_02a-3.png https://firsteda.com/wp-content/uploads/2021/02/blog_uvm_img_03a-3.jpg https://firsteda.com/wp-content/uploads/2021/02/blog_uvm_img_04a-3.png https://firsteda.com/news/jim-lewis-osvvm-the-1-vhdl-verification-library/ 2021-02-08T09:12:21+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/OSVVM-4.jpg https://firsteda.com/wp-content/uploads/2021/02/OSVVM-Testbench-Architecture-4.jpg https://firsteda.com/news/sigasi-hardware-design-made-easier-more-efficient-more-fun/ 2021-02-08T09:17:15+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Figure-1-Line-68-Syntax-Error-Line-73-DRC-Warning-2.png https://firsteda.com/wp-content/uploads/2021/02/Figure-2-Syntax-error-Line-110-no-quick-fix-2.png https://firsteda.com/wp-content/uploads/2021/02/Figure-3-Quickfix-for-syntax-error-at-Line-68-2.png https://firsteda.com/wp-content/uploads/2021/02/Figure-4-Description-of-two-errors-at-line-109-2.png https://firsteda.com/wp-content/uploads/2021/02/Figure-5-An-example-of-badly-formatted-code-2.png https://firsteda.com/wp-content/uploads/2021/02/Figure-6-%E2%80%93-The-same-code-after-formatting-2.png https://firsteda.com/wp-content/uploads/2021/02/Figure-7-Code-completion-2.png https://firsteda.com/wp-content/uploads/2021/02/Figure-8-Template-setup-for-VHDL-2.png https://firsteda.com/news/design-rule-checking-how-early-is-early/ 2021-02-08T09:29:40+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/FPGA-Complexity-2.png https://firsteda.com/wp-content/uploads/2021/02/Time-That-Design-Engineer-is-Designing-vs-Verifying-2.png https://firsteda.com/wp-content/uploads/2021/02/Where-Verification-Engineers-Spend-Their-Time-2.png https://firsteda.com/wp-content/uploads/2021/02/Sigasi-Studio-XL-2.png https://firsteda.com/wp-content/uploads/2021/02/Aldec-ALINT-PRO-DRC-Flow-2.png https://firsteda.com/wp-content/uploads/2021/02/OneSpin-DV-Inspect-Analysis-Flow-1.png https://firsteda.com/wp-content/uploads/2021/02/DV-Inspect-Code-Example-1.png https://firsteda.com/news/blog-aldec-blog-post-35-years-old-and-still-on-point/ 2021-02-08T09:37:06+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/DAC_2019_1-3.png https://firsteda.com/wp-content/uploads/2021/02/DAC_2019_2-3.png https://firsteda.com/wp-content/uploads/2021/02/DAC_2019_3-3-1.png https://firsteda.com/news/time-flies-when-youre-having-fun/ 2021-02-08T09:46:35+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Hendrik-presenting-600x200-3.jpg https://firsteda.com/news/aldec-blog-post-no-risk-no-fun/ 2021-02-08T09:53:44+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/2013.11.13_AHDL-3.jpg https://firsteda.com/news/blog-earning-my-stripes-at-my-first-industry-conference/ 2021-02-08T10:00:45+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/code-coverage-series-intro/ 2021-02-08T10:29:59+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/cc-intro-figure-1-300x281-1.png https://firsteda.com/wp-content/uploads/2021/02/cc-intro-figure-2-300x268-1.png https://firsteda.com/news/blog-design-rule-checking-comes-of-age/ 2021-02-08T10:43:08+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/blog-constrained-random-testing-the-magic-bullet/ 2021-02-08T11:08:27+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/blog-the-case-for-running-equivalence-checking-on-your-fpga/ 2021-02-08T11:20:08+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/blog-os-vvm-user-group-meeting-at-dac/ 2021-02-08T11:26:01+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/blog-the-value-of-the-right-text-editor/ 2021-02-08T11:28:46+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/blog-advanced-vhdl-testbenches-verification-training-experience/ 2021-02-08T11:31:04+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/agnisys-a-hardware-engineers-perspective/ 2021-02-15T10:10:22+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/IDesignSpec_900x500.png https://firsteda.com/news/difference-between-code-coverage-and-functional-coverage/ 2021-02-15T10:13:50+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/code-coverage-example-diagram-4.png https://firsteda.com/wp-content/uploads/2021/02/Difference-between-Code-Coverage-and-Functional-Coverage-v1-3-4.png https://firsteda.com/wp-content/uploads/2021/02/Difference-between-Code-Coverage-and-Functional-Coverage-v1-2-4.png https://firsteda.com/wp-content/uploads/2021/02/Difference-between-Code-Coverage-and-Functional-Coverage-v1-8.png https://firsteda.com/wp-content/uploads/2021/02/Difference-between-Code-Coverage-and-Functional-Coverage-v1-4-4.png https://firsteda.com/wp-content/uploads/2021/02/Difference-between-Code-Coverage-and-Functional-Coverage-v1-1-4.png https://firsteda.com/news/an-introduction-to-assertion-based-verification-part-2/ 2021-02-15T10:15:57+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/image-5-7.png https://firsteda.com/wp-content/uploads/2021/02/7HpdRVb0H54741OOSzCDxVixAfnFlAPh2pVCtL0kI58IIWxkt6rzd3HDL76afcMe2CM4k6KDO6fQty_uoecVPQkOhVW4e0w-YolrBSA-ONe-gyC4wnnyP2JLNNQDteCxMkgXtefh-7.png https://firsteda.com/wp-content/uploads/2021/02/image-8-7.png https://firsteda.com/wp-content/uploads/2021/02/image-9-7.png https://firsteda.com/wp-content/uploads/2021/02/image-10-7.png https://firsteda.com/news/sigasi-studio-v4-5-preview-1/ 2021-02-15T10:18:07+00:00 https://firsteda.com/wp-content/uploads/2018/12/Sigasi-News-Tile-Template-2016-01.jpg https://firsteda.com/news/release-aldecs-active-hdl-verification-capabilities-enhanced-to-support-systemverilog-constructs-and-uvm-1/ 2021-02-15T10:20:22+00:00 https://firsteda.com/wp-content/uploads/2015/04/Aldec-News-Tile-Template.jpg https://firsteda.com/wp-content/uploads/2019/12/UVM.png https://firsteda.com/news/sigasi-studio-v4-5-released-1/ 2021-02-15T10:21:39+00:00 https://firsteda.com/wp-content/uploads/2018/12/Sigasi-News-Tile-Template-2016-01.jpg https://firsteda.com/news/aldec-blog-post-hw-sw-co-verification-environment-for-hybrid-systems-using-qemu/ 2021-02-15T10:24:04+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/Untitled-1-5.png https://firsteda.com/wp-content/uploads/2021/02/fig_01_xilinx_zynq_riviera_pro_cosimulation-5.jpg https://firsteda.com/wp-content/uploads/2021/02/fig_02_aldec_qemu_emulation_prototyping_coverification-5.jpg https://firsteda.com/news/the-passing-of-the-fish-lock/ 2021-06-17T11:46:43+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/04/flexid-9.jpg https://firsteda.com/wp-content/uploads/2021/04/flexid-10.jpg https://firsteda.com/news/how-to-secure-your-ip-with-encryption/ 2021-06-17T12:53:22+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/osvvm-easy-to-adopt/ 2021-07-05T13:34:35+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/article-edacafe-an-update-on-functional-safety-and-iso-26262/ 2021-11-05T09:13:38+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/newsletter-october-2021/ 2021-11-05T10:26:04+00:00 https://firsteda.com/wp-content/uploads/2021/11/FirstEDA-Newsletter-tile_correct-size-01.png https://firsteda.com/news/productivity-through-methodology-aldec-adds-uvm-generator-to-riviera-pro/ 2021-11-17T11:36:34+00:00 https://firsteda.com/wp-content/uploads/2014/09/tile-supplier-aldec.jpg https://firsteda.com/news/welcome-back-to-dac/ 2021-12-02T10:35:23+00:00 https://firsteda.com/wp-content/uploads/2020/08/Agnisys-News-Tile-Template-2019-01.png https://firsteda.com/news/taking-technology-for-granted/ 2021-12-05T13:04:34+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/12/calma-workstation.png https://firsteda.com/wp-content/uploads/2021/12/7600Electrostatic-55.jpeg https://firsteda.com/wp-content/uploads/2021/12/Bound_computer_printout.agr_.jpg https://firsteda.com/news/what-goes-around-comes-around/ 2021-12-13T12:12:28+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/riviera-pro-as-a-register-generator-tool/ 2021-12-13T12:13:34+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/12/Picture2.png https://firsteda.com/news/winding-up-an-eventful-year/ 2022-01-05T10:15:14+00:00 https://firsteda.com/wp-content/uploads/2015/04/RSS-tile-EDACafe-01.jpg https://firsteda.com/news/raising-the-bar-on-fpga-verification/ 2022-03-03T15:16:57+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/updating-the-osvvm-library-in-riviera-pro/ 2022-06-27T13:31:36+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/assertions-in-aldec-riviera-pro/ 2022-12-19T14:38:08+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2022/12/Picture-1.png https://firsteda.com/wp-content/uploads/2022/12/assertions.png https://firsteda.com/wp-content/uploads/2022/12/assertions-2.png https://firsteda.com/wp-content/uploads/2022/12/assertions-3.png https://firsteda.com/wp-content/uploads/2022/12/waveform-1.png https://firsteda.com/wp-content/uploads/2022/12/debug-1.png https://firsteda.com/news/riviera-pro-in-the-dock/ 2023-12-13T16:31:29+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2023/12/docker-1.png https://firsteda.com/wp-content/uploads/2023/12/docker-2.png https://firsteda.com/wp-content/uploads/2023/12/docker-3.png https://firsteda.com/wp-content/uploads/2023/12/docker-4.png https://firsteda.com/news/aldec-blog-post-hw-sw-co-simulation-for-soc-fpga-designs/ 2024-02-29T13:26:18+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2021/02/fig_01_qemu_riviera_pro.jpg https://firsteda.com/wp-content/uploads/2021/02/fig_02_axi_transactions_riviera_pro_copy.jpg https://firsteda.com/wp-content/uploads/2021/02/fig_03_axi_transactions_riviera_pro_copy.jpg https://firsteda.com/wp-content/uploads/2021/02/fig_04_co_simulation.jpg https://firsteda.com/news/optimising-fpga-development-from-design-to-verification/ 2025-05-20T15:28:03+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/unlocking-the-power-of-open-source-verification-frameworks/ 2025-12-03T11:36:04+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/why-vhdl-still-dominates/ 2026-03-30T13:16:08+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/news/building-a-certificationready-verification-flow/ 2026-06-22T09:44:09+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg https://firsteda.com/wp-content/uploads/2026/05/Verification-flow-graphic.png https://firsteda.com/news/automated-code-coverage-with-vunit-and-riviera-pro/ 2026-06-22T12:32:09+00:00 https://firsteda.com/wp-content/uploads/2015/05/FirstEDA-blog.jpg